IPC J-STD-012

IPC J-STD-012 Implementation of Flip Chip and Chip Scale Technology

standard by Association Connecting Electronics Industries, 01/01/1996

More details

Download

PDF AVAILABLE FORMATS IMMEDIATE DOWNLOAD
$65.70

$146.00

(price reduced by 55 %)

Full Description

This informative document describes the implementation of flip chip and related chip scale semiconductor packaging technologies. The areas discussed include design considerations, assembly processes, technology choices, application and reliability data. Chip packaging variations include flip chip, HDI, micro BGA, micro SMT and SLICC. Also provides general information on implementing flip chip and chip scale technologies for creating multichip modules, I/C cards, memory cards and very dense surface mount assemblies. Co- developed by IPC, EIA, MCNC and Sematech.

Contact us

Cart

No products

Shipping $0.00
Total $0.00

Cart Check out

New products

  •    >>
  •    >>
  •    >>
  •    >>
  •    >>

All new products

Specials

All specials